I. INTRODUCTION
T HE STATISTICAL variability introduced predominantly by discreteness of charge and granularity of matter has become a major limitation to MOSFET scaling and integration [1] - [3] . It already adversely affects the yield and reliability of static random access memory [4] , causes timing uncertainty in logic circuits [5] , and, by slowing down the scaling of the supply voltage, exacerbates the on-chip power dissipation problems [6] . Various sources of statistical variability have already been identified and extensively studied, mainly using 3-D numerical simulations on a statistical scale. Such sources include random discrete dopants [7] - [9] , line-edge roughness (LER) [10] - [12] , interface roughness and oxide thickness variations [13] , and the high-κ gate dielectric morphology [14] , [15] .
The polycrystalline granular structure of the polysilicon (poly-Si) gate has also been identified as an important source of intrinsic parameter fluctuations [16] - [19] and simulation studies of this effect have been scarce. Enhanced diffusion along the grain boundaries can lead to nonuniformity in the doping within the poly-Si gate, and there may be a localized penetration of dopants through the gate oxide into the channel from the high-doping regions in the gate [20] . This may be exacerbated by variations in dopant activation at the boundaries. Variations in the implantation channeling through poly-Si grains with different orientations can cause extensions and pocket definition variations [21] , [22] . However, the most significant source of fluctuations within poly-Si gates is likely to be Fermi-level pinning at the boundaries between grains due to the high density of defect states [16] , [23] . The Fermi-level pinning at the grain boundaries facing the poly-Si/gate-oxide interface induces sympathetic fluctuations in surface potential within the MOSFET channel. This leads to a variation in threshold voltage and current characteristics from one device to another, depending on the unique location of the poly-Si grain boundaries in the gate with respect to the channel in each individual transistor.
In this paper, we present a comprehensive 3-D simulation study of the impact of the poly-Si granularity on the threshold voltage variation in conventional (bulk) MOSFETs with decananometer channel lengths. We highlight the importance of various effects associated with the grain boundaries in the poly-Si gate on the proper estimate of the magnitude of variability in present and future technology generation devices. Unfortunately, at the time of writing, this importance was not perfectly clear, and many of the technological factors and parameters included in the simulation have not been properly assessed and measured by the industry. Therefore, we have had to use some estimates for the extent of accelerated diffusion at the interface, the position of the surface potential pinning at the grain boundaries, and others, which mainly rely on our physical understanding but are not confirmed by experimental research. Therefore, the results in this paper should be considered semiquantitative, highlighting mainly the trends and the behavior of the variability associated with the poly-Si granularity.
The simulation methodology is described in detail in Section II. Section III compares the effect of the surface potential pinning, the local increase in doping concentration due to enhanced grain boundary diffusion, and their combination, on the threshold voltage variation in a generic 30-nm gatelength MOSFET with conventional architecture. In Section IV, we study the magnitude of the intrinsic parameter fluctuations associated with the poly-Si gate granularity in realistic conventional MOSFETs scaled according to the International Technology Roadmap for Semiconductors (ITRS) requirements for the 90-, 65-, 45-, 32-, and 22-nm technologies. Here, we also compare the poly-Si-induced variability in the aforementioned devices with previous results for random dopants and LERinduced variability [24] . The conclusions from our simulations are drawn in Section V.
II. SIMULATION METHODOLOGY
The simulations were carried out with the Glasgow "atomistic" device simulator [25] , which has been enhanced to include the pinning of the potential and the doping nonuniformity in the poly-Si gate along the grain boundaries. This is a drift-diffusion simulator, which employs density-gradient quantum corrections for both electrons and holes for random discrete dopants and also simulates the effect of LER, oxide thickness variations, and variations in the high-κ morphology [14] , [15] , [24] . At this stage, we assume in the simulations that the density of pinning states is sufficiently high, and thus, the Fermi level is firmly pinned in the silicon band gap at the position of the pinning states, independently of the poly-Si doping concentration and applied gate and drain voltages. Nonuniform doping can also be introduced along the grain boundaries, and its effect can be combined with the effect of the surface potential pinning.
This drift-diffusion approach does not take into account the variation in mobility associated with a random potential fluctuation pattern in the channel region of the transistor due to the surface potential pinning in the poly-Si or the doping pileup. This is a reasonable approximation when estimating threshold voltage variability because in the subthreshold region, the current is exponentially linked to the potential distribution and only linearly depends on mobility. However, for a proper estimate of the ON-current variability, the transport variation associated with the poly-Si has to be taken into account. Unfortunately, this is conceptually very difficult in drift-diffusion simulations and may require a full 3-D Monte Carlo treatment, where the scattering from the poly-Si-induced surface potential fluctuations could be included in an ab initio fashion through the real-space trajectories of the Monte Carlo particles.
To introduce a realistic random grain structure in the simulations, a large atomic force microscopy (AFM) image of polycrystalline silicon grains that are shown in Fig. 1 (a) [26] has been used as a template. The grain boundaries in this image were traced in black in Adobe Illustrator, leaving the grains white, as shown in Fig. 1(b) . The poly-Si grain-size distribution depends strongly on the deposition and annealing conditions. In our simulations, the image is scaled so that the average grain diameter can replicate an experimentally observed average diameter, and then, a rasterized template image is saved in a format that is readable by the simulator. In most of the following simulations, we use an average grain diameter of approximately 40 nm, as suggested by Cathignol and Ghibaudo [27] .
The simulator imports a random (in both location and orientation) section of the grain template image that corresponds to the gate dimensions of the simulated device. It pins the Fermi level along any grain boundaries, defined by black pixels in the image, detected in the template section. Higher doping concentrations can also be introduced along the grain boundaries, and the width of the corresponding regions can be controlled by changing the width of the lines representing the grain boundaries. The typical device dimensions that are simulated are much smaller than the dimensions of the template image, which means that a large number of completely independent grain patterns can be extracted and used for the simulation of each different device in our statistical ensemble. An example of randomly introduced grain boundaries in the simulation of a 30 × 30 nm gate transistor is illustrated schematically in Fig. 2 . 
III. EXAMPLE SIMULATIONS OF A GENERIC MOSFET
To illustrate and compare the effect of the introduction of surface potential pinning and doping nonuniformity in the gate, we have simulated a generic 30 × 30 nm n-channel MOSFET with a simple structure, a uniform channel doping N A = 3 × 10 18 cm −3 , a junction depth x j = 10 nm, and a gate oxide thickness t ox = 1 nm. The background doping concentration of the poly-Si gate was N D = 1 × 10 20 cm −3 .
A. Single Grain Boundary
Previously published simulation studies of the effect of Fermi-level pinning at poly-Si grain boundaries have centered on 2-D simulations [23] or 3-D simulations with only a single grain boundary [16] , [28] . First, we have studied the case when only one grain boundary crosses the middle of the channel parallel to the source/drain junctions. Fig. 3 compares the 1-D potential distribution at the poly-Si/oxide interface in the direction normal to the grain boundary interface assuming three cases: (a) Fermi-level pinning in the middle of the band gap; (b) increased doping N D = 5 × 10 20 cm −3 in a 4-nm region around the grain boundaries; and (c) combined effect of (a) and (b). The surface potential pinning creates a depletion region around the grain boundary, whereas the increased doping concentration pushes the Fermi level further inside the conduction band. The increased doping also reduces the width of the depletion region that is associated with the surface potential pinning.
The impacts of the cases shown in Fig. 3(a)-(c) on the I D −V G characteristics of the generic 30 × 30 nm MOSFETs are illustrated in Fig. 4 . In Fig. 4(a) , the pinning position was varied from 0.1 eV below the unpinned Fermi level to the middle of the band gap. The corresponding positive shift of the threshold voltage ∆V T gradually increases up to ∆V T = 120 mV for the case of midgap pinning. In Fig. 4(b Fig. 4 (b) are illustrated in Fig. 4(c) . The increased doping level around the grain boundary moderates the effect of the Fermi-level pinning, reducing the positive threshold voltage shift corresponding to midgap pinning from 120 to 27 mV.
A grain boundary perpendicular to the source/drain junctions running along the middle of the channel has a less pronounced impact on the threshold voltage. The threshold voltage shift corresponding to midgap surface potential pinning in this case is only 35 mV, as compared to the 120-mV threshold voltage shift associated with a grain boundary parallel to the source/drain junctions [29] . The reason for this difference in ∆V T becomes clear from the 3-D plot of the surface potential in the two cases that are shown in Fig. 5 . The grain boundary parallel to the source/drain junction creates a potential barrier that increases the threshold voltage right across the width of the device [ Fig. 5(a) ], introducing a threshold voltage shift that is channel width independent. In the second case, the increase in the potential barrier is localized in the center of the channel [ Fig. 5(b) ], allowing current to flow normally on either side. In this latter case, ∆V T would also be dependent on the width of the simulated device.
B. Random Grain Boundary Distribution
The dependence on grain boundary orientation that was discussed in Section III-A demonstrates the necessity for a full 3-D analysis of the impact of the Fermi-level pinning and doping nonuniformity at poly-Si grain boundaries. Fig. 6 shows the electrostatic potential in the simulated generic 30 × 30 nm MOSFET with a particular pattern of poly-Si grain boundaries, which has been randomly chosen from the template image. Fig. 6(a) corresponds to the uniform gate doping concentration and surface potential pinning in the middle of the band gap. Fig. 6(b) illustrates the case of increased doping concentration (N D = 5 × 10 20 cm −3 ) around the grain boundaries. The combined case of surface potential pinning and doping nonuniformity is illustrated in Fig. 6(c) . The surface potential pinning creates a potential barrier in the channel, which replicates the shape of the grain boundaries in the gate. The increased doping concentration along the grain boundaries creates a dip in the surface potential, which also follows the shape of the grain boundaries; however, it is clear that this effect is not as strong as that of the pinning.
The following statistical analysis of the threshold voltage fluctuations is based on simulating a statistical sample of 200 devices with different poly-Si grain boundary patterns. Each grain boundary pattern results in a different value of the threshold voltage. We use a current criterion for the threshold voltage, where V T is defined to be at a current of 10 −8 W/L amperes, where W and L are the width and length of the channel, respectively [9] . The dependence of the average threshold voltage V T and the standard deviation σV T on the Fermi-level pinning position below the unpinned Fermi level is shown in Fig. 7 for uniform doping in the poly-Si grains and average grain diameter of 40 nm. The standard deviation of the threshold voltage in the case of midgap pinning is σV T = 49 mV. This compares to σV T = 37 mV for fluctuations due to random discrete dopants in the same device, which are usually the dominant source of fluctuations at this channel length [24] . This is accompanied by a steady increase in the average threshold voltage V T .
The dependence of σV T and V T on the average diameter of the poly-Si grains is illustrated in Fig. 8 for a midgap Fermilevel pinning, showing a peak in the magnitude of the fluctuations at a 30-nm average grain size, which corresponds to the dimensions of the MOSFET channel. Further reduction in grain size results in a reduction of the variations due to self-averaging but produces a steady increase in the average threshold voltage as, on average, a larger number of grain boundaries cover the channel. Histograms of the threshold voltage for midgap pinning and different average grain sizes are shown in Fig. 9 . It is important to note that for a large average grain size, the observed distribution is far from normal, and the minimum threshold voltage is unilaterally bound by the threshold voltage of uniformly doped poly-Si gate without grain boundaries (dashed line in the figure). This bounding limit reduces the overall spread of the distribution. At a smaller grain size, the threshold voltage distribution approaches a normal distribution.
A comprehensive summary of threshold voltage fluctuations due to midgap Fermi-level pinning and increased doping along poly-Si grain boundaries is presented in Table I . Increased doping along the grain boundaries lowers the average threshold voltage and alone produces small fluctuations in the threshold voltage, which increase with the increase in the doping concentration. Fermi-level pinning increases the average threshold voltage while also producing large threshold voltage fluctuations. These are reduced when the increased doping is introduced along with Fermi-level pinning.
IV. FLUCTUATIONS IN WELL-SCALED BULK MOSFETs
In this section, we study the impact of the poly-Si granularity on the statistical variability in conventional (bulk) MOSFETs with gate lengths of 35, 25, 18, 13, and 9 nm, corresponding to the ITRS 2005 requirements for high-performance devices at the 90-, 65-, 45-, 32-, and 22-nm technology generations. We also compare the results with the statistical variability introduced in the same devices by random discrete dopants and LER. The scaling of the simulated devices is based on a 35-nm MOSFET published by Inaba et al. [30] , against which our simulations were carefully calibrated. The scaling closely follows the prescriptions of the ITRS in terms of equivalent oxide thickness, junction depth, doping, and supply voltage. The intention was also to preserve the main features of the reference 35-nm MOSFET and, in particular, to keep the channel doping concentration at the interface as low as possible. Fig. 10 shows the structure of the scaled devices. More details about the scaling approach and the characteristics of the scaled devices may be found in [24] . Fig. 11 compares the channel-length dependence of σV T introduced by random dopants, LER, and poly-Si grain boundaries with Fermi-level pinning. The average size of the poly-Si grains was kept at 40 nm for all channel lengths. Two scenarios for the magnitude of LER were considered in the simulations. The results in Fig. 11(a) correspond to LER values, which decrease with the reduction of the channel length following the prescriptions of the ITRS. In this case, the dominant source of variability at all channel lengths is the random discrete dopants. The variability introduced by the poly-Si granularity is similar to that introduced by random discrete dopants for the 35-and 25-nm MOSFETs, but at shorter channel lengths, the random dopants take over. The combined effect of the three sources of variability is also shown in the same figure. In Fig. 11(b) , where LER remains constant and equal to its current value of approximately 4 nm, the results for the 35-and 25-nm MOSFETs are very similar to the results in Fig. 11(a) , but below the 25-nm channel length, LER rapidly becomes the dominant source of variability. Previous simulation studies of variability in the template 35-nm MOSFET [24] have shown that the combined effect of random discrete dopants and LER, although close to the variability in real devices with similar dimensions, remains below the experimentally measured values. As illustrated in Table II , the addition of the poly-Si granularity to the aforementioned two sources brings the simulated value for σV T closer to the measured values in similar devices [2] , [31] - [33] . Since the reported experimental devices have slightly different dimensions when compared to the simulated one, the corresponding measured variability is scaled corresponding to the channel length, width, and oxide thickness of the simulated 35-nm MOSFET, assuming that σV T ∼ (t ox / √ LW ).
V. CONCLUSION
We have developed a coherent 3-D statistical simulation methodology that, for the first time, allows the systematic and realistic study of the impact of poly-Si granularity on the variability in nano-CMOS transistors. The surface Fermi-level pinning at the poly-Si grain boundaries dominates the poly-Si- Fig. 11 . Comparison of the fluctuations due to midgap Fermi-level pinning with those due to discrete random dopants and LER for scaled bulk MOSFETs, assuming that (a) LER will scale in accordance with the ITRS requirements and (b) LER = 3∆ = 4 nm (where ∆ is the root-mean-square amplitude) and will not scale as the devices shrink. The average poly-Si grain diameter is 40 nm. With the further reduction of the gate oxide, the impact of the surface potential pinning at the poly-Si gate grain boundaries will increase. The use of poly-Si micrograins would be one step toward reducing the fluctuations, as variability will be reduced if the characteristic size of the grain is much smaller than the device dimensions; thus, the associated potential fluctuations will self-average in the device. However, the best solution is to use amorphous poly-Si or a uniformly structured metal gate. Modelling Group, and the Academic Director of the Glasgow Process and Device Simulation Centre, he coordinates the development of 2-D and 3-D quantum-mechanical, Monte Carlo, and classical device simulators and their application in the design of advanced and novel CMOS devices. He has pioneered the simulations and study of various sources of intrinsic parameter fluctuations in decananometer and nano-CMOS devices, including random dopants, interface roughness, and line-edge roughness. He has more than 330 publications in process and device modeling and simulation, semiconductor device physics, "atomistic" effects in ultrasmall devices, and impact of variations on circuits and systems, including, in the last five years, more than 15 papers published in the IEEE TRANSACTIONS ON ELECTRON DEVICES.
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